

FIG. 1
(PRIOR ART)




FIG. 2A
(PRIOR ART)




FIG. 2B
(PRIOR ART)




FIG. 3
(PRIOR ART)




FIG. 4





FIG. 5

70c_1



$m = (n-2) // k$
 (n: REGISTERS
 k: NUMBER OF SERIAL PIPE LATCHES)

FIG. 6




FIG. 7




FIG. 8




FIG. 9

	CONVENTIONAL PIPE LATCHES		PIPE LATCHES ACCORDING TO THE PRESENT INVENTION
	PARALLEL	SERIAL	
REGISTER	$2n(16)$	$2n(16)$	$2n(16)$
MULTIPLEXER	$n(8)$	$1(1)$	$1(1)$
PATH CIRCUIT	$4n(32)$	$2n-2(14)$	$(2n-4)+2k(18)$
TOTAL	$7n(56)$	$4n-1(31)$	$(4n-3)+2k(35)$
CONTROL SIGNAL	$4n(40)$	$2n-2(16)$	$(2n-4)+2k(18)$




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15

